This course has been adjusted for remote participation in Semester 1, 2022.
This course introduces advanced theoretical and technical knowledge of digital circuits and embedded systems. Digital and embedded systems are at the heart of almost all modern mechatronic and electronic technologies, ranging from smartphones to robots and autonomous vehicles. The course has a clear hardware focus, with the first half of the curriculum centered around the analysis and design of sequential logic circuits, and their implementation on field-programmable-gate-array (FPGA) platform using the Verilog hardware-description language. The later part of the course focuses on microcontroller-based embedded system design using ARM chips and C programming. Through the many lab activities and projects, students will have the opportunity to analyse, design, bench test and operate a variety of systems. The course will also develop advanced cognitive, technical and communication skills associated with complex digital design problems.
Upon successful completion, students will have the knowledge and skills to:
- Explain the fundamental principles of sequential digital circuits and finite state machines.
- Compare and describe the architecture and fundamental concepts of modern embedded microprocessor systems.
- Design complex digital systems using schematics and Verilog HDL, and implement these on commercial-grade field-programmable gate array (FPGA) development boards.
- Design an embedded system using C/C++ programming and microcontroller boards.
- Analyse critically, and evaluate the performance of systems against given design requirements.
- Plan, execute and report on a small project working in a group, communicating effectively in written and verbal form about their work.
- Practical Labs (17) [LO 3,4,5]
- FPGA project (28) [LO 3,5,6]
- C programming quiz (5) [LO 4]
- Micro-controller Project (30) [LO 2,4,5]
- Final exam (20) [LO 1,2,5]
The ANU uses Turnitin to enhance student citation and referencing techniques, and to assess assignment submissions as a component of the University's approach to managing Academic Integrity. While the use of Turnitin is not mandatory, the ANU highly recommends Turnitin is used by both teaching staff and students. For additional information regarding Turnitin please visit the ANU Online website.
2 lectures per week (total 3 hrs) for 4 semester weeks and 1 lecture per week (total 2 hours) for 8 semester weeks; 1x practical labs a week for 8 semester weeks (5x3hr labs and 3x3.5hr labs); 1hr tutorial per week for 8 semester weeks; plus an average of 6-8 hours/week on reading, working on online course activities and/or conducting project work.
Requisite and Incompatibility
J. F. Wakerly, “Digital Design, Principles and Practices”, 5th edition, Pearson/Prentice Hall.
A range of other documents (book chapters, data sheets, user guides, lecturer notes, etc.) will be used throughout the course. These too will be made available to you as Wattle downloads.
Tuition fees are for the academic year indicated at the top of the page.
Commonwealth Support (CSP) Students
If you have been offered a Commonwealth supported place, your fees are set by the Australian Government for each course. At ANU 1 EFTSL is 48 units (normally 8 x 6-unit courses). More information about your student contribution amount for each course at Fees.
- Student Contribution Band:
- Unit value:
- 6 units
If you are a domestic graduate coursework student with a Domestic Tuition Fee (DTF) place or international student you will be required to pay course tuition fees (see below). Course tuition fees are indexed annually. Further information for domestic and international students about tuition and other fees can be found at Fees.
Where there is a unit range displayed for this course, not all unit options below may be available.
Offerings, Dates and Class Summary Links
ANU utilises MyTimetable to enable students to view the timetable for their enrolled courses, browse, then self-allocate to small teaching activities / tutorials so they can better plan their time. Find out more on the Timetable webpage.